REMARKS

Claims 1, 2, 6, 10, 11, 13, 14, 16, 17, 20, 25, and 27-38 are pending. Of these, claims 1, 10, 14, and 25 have been amended to clarify further differences between the embodiments disclosed in the specification and the cited references.

In the Office Action, claims 1, 2, 6, 10, 11, 13, 14, 16, 17, 20, 25, 29-34, and 36-38 were rejected under 35 USC § 103(a) for being obvious in view of an Arul-Watanabe combination. Applicants request the Examiner to withdraw this rejection for the following reasons.

Claim 1 has been amended to recite that "an operation is to be performed to prevent the first amplifier circuit from amplifying the output voltage of the ultracapacitor when the detected voltage is above the first predetermined voltage." (See, for example, pages 19-21 with reference to Figure 17 of the application drawings for support). These features are not taught or suggested by the cited references.

The Arul publication discloses a voltage converter 202 which converts a voltage output from an ultracapacitor into another voltage. The converted voltage is then used to drive a load, which in this case is a remote control device. (See Figure 2). In the Office Action, the Examiner compared the voltage converter to the first amplifier circuit of claim 1. However, unlike claim 1, the Arul publication makes clear that converter 202 performs a voltage conversion function regardless of the level of the output voltage of the ultracapacitor. (See Paragraph [27]). This is also apparent from Figure 2, which shows that converter 202 remains connected to the ultracapacitor and load at all times and therefore performs its voltage conversion function at all

times.

In contrast, the first amplifier circuit of claim 1 amplifies the output voltage of its ultracapacitor only when the detected voltage is below the first predetermined voltage. Put differently, the system of claim 1 performs "an operation . . . to prevent the first amplifier circuit from amplifying the output voltage of the ultracapacitor when the detected voltage is above the first predetermined voltage." (This may be accomplished, for example, by setting switches SW1 and SW2 in Figure 17 to an open configuration when the output ultracapacitor voltage is above the first predetermined voltage.) The Arul publication does not teach or suggest these features.

The Watanabe publication discloses a voltage divider and a controller to vary a ratio of the divider. But, Watanabe does not teach or suggest the features added by amendment to claim 1 which are missing from the Arul publication. Furtherance of claim 1 and its dependent claims to allowance is therefore respectfully requested based on these differences.

Claims 10, 14, and 25 recite features similar to those which patentability claim 1 from an Arul-Watanabe combination. Furtherance of these claims and their dependent claims to allowance is therefore respectfully requested.

Claims 27, 28, and 35 were rejected under 35 USC § 103(a) for being obvious in view of an Arul-Watanabe-Sasaki combination. Applicants traverse this rejection on grounds that the Sasaki patent does not teach or suggest the features of base claims 1 and 25 missing from the Arul and Watanabe publications.

Serial No. 10/811,806

Intel Docket No. P-17333

In view of the foregoing amendments and remarks, it is respectfully submitted that the

application is in condition for allowance. Favorable consideration and timely allowance of the

application is respectfully requested.

To the extent necessary, a petition for an extension of time under 37 CFR § 1.136 is

hereby made. Please charge any shortage in fees due in connection with the filing of this,

concurrent and future replies, including extension of time fees, to Deposit Account 16-0607 and

please credit any excess fees to such deposit account.

Respectfully submitted,

Attorney for Intel Corporation

Samuel W. Ntiros

Registration No. 39,318

P.O. Box 221200

Chantilly, Virginia 20153-1200

703 766-3777

Dated: October 24, 2008